Abstract-In oxide chemical-mechanical polishing (CMP) processes, layout pattern dependent variation in the interlevel dielectric (ILD) thickness can reduce yield and impact circuit performance. Metal-fill patterning practices have emerged as a technique for substantially reducing layout pattern dependent ILD thickness variation. We present a generalizable methodology for selecting an optimal metal-fill patterning practice with the goal of satisfying a given dielectric thickness variation specification while minimizing the added interconnect capacitance associated with metal-fill patterning. Data from two industrialbased experiments demonstrate the beneficial impact of metalfill on dielectric thickness variation, a 20% improvement in uniformity in one case and a 60% improvement in the other case, and illustrate that pattern density is the key mechanism involved. The pros and cons of two different metal-fill patterning practices-grounded versus floating metal-are explored. Criteria for minimizing the effect of floating or grounded metal-fill patterns on delay or crosstalk parameters are also developed based on canonical metal-fill structures. Finally, this methodology is illustrated using a case study which demonstrates an 82% reduction in ILD thickness variation.
techniques [1] , CMP processes are hampered by layout pattern sensitivities which cause certain regions on a chip to have thicker dielectric layers than other regions due to differences in the underlying topography [2] [3] [4] . This interlevel dielectric (ILD) variation must be kept in control due to aggressive lithographic depth-of-field focus budget requirements and the potential impact of dielectric thickness variation on circuit performance. This problem has become especially acute as performance requirements have increased, dimensions have scaled, and larger die sizes have appeared (see Fig. 1 ). Also, CMP has found wider application in VLSI technology development and production serving as an enabling tool for shallow trench isolation [5] [6] [7] , damescene metallization technologies [8] , and other novel process techniques.
Attempts to control CMP intralevel dielectric thickness variation include an exhaustive search for and experimentation with different consumable and process choices (especially pads), but no consumable choice currently available appears to reduce appreciably pattern-dependent dielectric thickness variation [9] ; thus, the only viable choice available for reducing layout pattern dependent dielectric thickness variation is to change the layout pattern itself via the introduction of metalfill patterning. Metal-fill patterning is the process of filling the large open areas on each metal layer with a metal pattern, which is either grounded or left floating, to compensate for pattern-driven variations.
Note that metal-fill patterning practices are an intrinsic integration issue, i.e., the problem cannot be solved either at the unit process step or as a circuit design issue alone; there is a need to integrate process and design concerns and deal with the problem as a whole. Improvements in uniformity at the process/CMP module level resulting from metal-fill patterning practices must be carefully checked against design/electrical concerns of any added interconnect capacitance resulting from metal-fill.
Because of the confidential nature of metal-fill patterning practices and design rules in general, relatively little information about metal-fill patterning practices has been publicly reported. Ichikawa et al. [10] describe a metalfill patterning practice for planarizing a five-level spin-onglass (SOG) interconnect CMOS process. A procedure for automatically generating metal-fill patterns is presented and some consideration is given toward optimizing the metal-fill Fig. 1 . Range of ILD thickness variation versus die size. As the die size has increased, the range of ILD thickness variation has also increased. This can be attributed to the size of the chip approaching and then surpassing the finite planarization length of the CMP process. The data shown was simulated using the model in [14] . The same layout was used for each data point and scaled appropriately. Although this would seem to indicate that scaling should help the problem, in reality, scaling forces are checked by ever increasing demands for higher transistor counts leading to larger and larger die sizes.
design-rule to meet a given planarity target and to reduce the effect of added interconnect capacitance associated with the metal-fill; however, this methodology was developed for SOG processes, the consideration of capacitance effects is not described completely, and simulation/modeling aspects related to capacitance effects are not rigorously explored or stated. Camilletti [12] described and explored a metal-fill patterning practice in a CMP process, and reported significant improvements in uniformity. Stine et al. [13] also explored the effects of metal-fill patterning practices on dielectric thickness uniformity and presented a mechanism for the beneficial increases in uniformity via pattern density modeling. In both these papers, however, interconnect capacitance and design rule optimization concerns were not addressed. This paper presents a unified methodology for designing and optimizing metal-fill design rules and procedures which is suitable for inclusion in automated CAD tools and which deals with both CMP process/uniformity concerns at the module level and capacitance/electrical concerns at the design level. While we are concerned with methods to help support automatic generation of metal-fill, we are not concerned with the actual layout generation algorithms. Also, although the beneficial effects of metal-fill patterning practices will be reviewed and the mechanisms for this improvement described fully, we are particularly interested in developing a link between specific metal-fill design rules and the resultant improvements in ILD thickness uniformity. Finally, we are especially interested in the key integration issues associated with optimizing metal-fill design rules to minimize the accompanying increase in interconnect capacitance. Although we only consider metal-fill patterning practices for traditional back-end-of-line interconnect processes, the generic methods presented here can potentially be adapted to shallow-trench, damascene, and other inlaid polishing processes.
This paper is organized in six major sections. Section II deals with the beneficial effects of metal-fill on dielectric thickness uniformity while Section III describes the mechanisms responsible for the uniformity improvements due to metal-fill patterning practices. Section IV analyzes metal-fill interconnect capacitance concerns and presents capacitance evaluation methods. Section V presents a case study which illustrates the methods developed in Sections III and IV which allow the optimization of a metal-fill patterning practice given certain technology parameters and design constraints. Finally, a summary and recommendation for future work are offered in Section VI.
II. THE EFFECTS OF METAL-FILL ON DIELECTRIC THICKNESS UNIFORMITY
In this section, we demonstrate via two industrial-based experiments the beneficial effects of metal-fill patterning practices on dielectric thickness uniformity. The first experiment was conducted on existing test vehicles as an initial feasibility and proof-of-concept study. The second experiment was conducted on an actual product and used a more aggressive patterning practice in an effort to explore more fully the gains possible using metal-fill patterning practices.
In the first experiment, we used a standard test vehicle containing SRAM, defect density test structures, and device arrays. Two versions of this mask set were produced. The first mask set, reticle "A," did not contain any metal-fill structures while the second mask set, reticle "B" contained metal-fill structures. The fill pattern used in this experiment was used as a buffer to fill these large open areas greater than m m between adjacent test structures and circuitry. Also, no metal-fill pattern was placed less than 40 m away from any active circuitry. The metalfill implementation on reticle "B" also needed structures to accommodate yield inspection, electromigration testing, capacitance considerations, and device characterization needs. Thus, only a portion of the total eligible area for reticle "B" received metal-fill with the metal-2 level incorporating slightly more pattern fill compared to the metal-1 level. A 0.35-m CMOS technology was used to fabricate the test structures. The ILD thickness was measured optically on nine die (approximately 17 sites per die) on each wafer for several lots to yield approximately 30 000 measurements. The site locations on each die were selected from populations near the thickest regions and near the thinnest regions. Fig. 2 shows the ILD thickness distributions (all thicknesses have been normalized) for one die for structures patterned with and by 15% at the ILD 1 and ILD 2 levels, respectively, compared with reticle "A" with no pattern fill. The results for ILD 2 are not as pronounced as for ILD 1 because the density of underlying topography in ILD 2 before metal-fill was more uniform to begin with compared to the underlying topography in ILD 1 before metal-fill. As the ANOVA table for the ILD 1 level in Table I shows, the difference in standard deviation between reticles (i.e., with metal-fill and without metal-fill) was the only statistically significant difference observed (as opposed to wafer-to-wafer or die-to-die type variation). Similar results were observed at the ILD 2 level.
In the second experiment, the same experimental methodology and process technology was used: two versions of a reticle were generated, one without metal-fill (Reticle "A") and one with metal-fill (Reticle "B"). In this case, however, a much more aggressive metal-fill patterning strategy was implemented and actual product layout at the metal-2 layer was used Fig. 3 . Dielectric thickness versus pattern density (extracted from [11] ). The interaction distance was 3.5 mm. The effect of restricting pattern density to half of full scale is also schematically illustrated. in the experiment instead of that for a test vehicle. The ILD thickness was measured optically. For intradie measurements four sites/die (selected to achieve the largest range of variation) were measured on three dies per wafer across three wafers for each split. For within-wafer and wafer-to-wafer measurements one site on 21 dies per wafer was measured across all six wafers in each split. Substantial improvement was observed at the intradie level (60% reduction) as well as within-wafer (35-40% reduction) and wafer-to-wafer (35-40% reduction). intradie variation for some products can be as high as 0.6 m total range and 0.15 m within-wafer [11] .
In addition to the improvements in dielectric thickness uniformity, other benefits including improved etch and lithography process uniformity are often observed. Also, metal-fill patterning of test vehicles, such as in the first experiment, has the additional benefit of allowing the test vehicle to mimic more closely the behavior of real-life products and reduce product learning cycles [12] .
III. MECHANISMS FOR METAL-FILL PATTERNING BENEFITS
The improvements in dielectric thickness uniformity observed in metal-fill experiments can ultimately be attributed to layout pattern-density. The strong correlation between layout pattern density and dielectric thickness is well recognized for CMP processes [11] , [13] [14] [15] [16] , and it has also been demonstrated that layout pattern-density is the primary variable controlling CMP-induced intradie dielectric thickness variation [11] , [14] . Pattern density can be defined as the ratio of raised oxide area in a given square window to the area of the window. We assume that the window is square; thus, its size can be represented by the length of one side of the window, which we term the interaction distance. Typical interaction distances are in the range of 3-4 mm. For a more thorough definition and discussion of pattern density, see [11] and [14] . By adding metal-fill, the underlying topography is restricted to a confined range of pattern density. The restricted latitude of patterndensity yields a minimized spread in ILD thickness variation which is significantly smaller compared to the variation which would be encountered if the density were allowed to vary full-scale (Fig. 3) .
Stine et al. [14] have recently reported a universal closed form model for dielectric thickness variation in CMP processes. According to this model, dielectric thickness variation can be related to pattern density (assuming sufficient polishing time) via (1) where is the dielectric thickness at a position on the die, is the initial dielectric film thickness before planarization, is the as-deposited film thickness, is the bulk polish rate of blanket wafers, is time, and is pattern density as a function of position on the die. According to (1) , if a layout has a full scale range of pattern density before metal-fill and sufficient metal-fill is added to reduce the range in pattern density by 50% then the resulting dielectric thickness variation should be reduced by half. Furthermore, for a given CMP process adding metal-fill tends to increase the mean layout pattern density (and dielectric thickness) across the chip resulting in thicker oxide films and correspondingly lower layer-to-layer capacitance values than would be seen in a non metal-fill layout 1 Design decisions about the size and extent of metal-fill patterning can be made based on models similar to (1). These decisions can be made by assuming a worst case scenario (such as a square open region free of metal mm mm in size) and examining the effect of adding metal-fill. For example, if one considers a metal-fill patterning scheme of vertically oriented lines (see Fig. 4 inset) with a buffer distance defined 1 Although increasing the dielectric thickness has the effect of reducing layer-to-layer capacitance, coupling or line-to-line capacitance may actually increase with increasing dielectric thickness due to decreased shielding effects.
as the distance between the nearest active circuit region and a metal-fill line of 25 m, a design chart can be generated (e.g., Fig. 4) showing the pattern density that can be achieved inside this mm mm square region for a given linewidth and linespace of the metal-fill design. If it is desired to reduce the dielectric thickness variation in half, then a linewidth and linespace for the metal-fill design rule should be chosen which would give a pattern density inside the mm mm square box of at least 50%. As Fig. 4 shows, there are many possible design rules along the 50% contour which can meet this requirement. Choosing a value along this contour as well as other design rule issues (e.g., the choice of the buffer distance and whether to use lines or square blocks) are dictated by electrical/capacitance considerations and are dealt with in the next section.
Although the above method of selecting a metal-fill design rule to meet a uniformity criterion guarantees that all blank areas greater than mm mm in size will have the minimal allowable density (50% in this example), it does not absolutely guarantee that the entire layout will have this value of minimum pattern density. Consider this artificial example: a layout consisting entirely of 1-m lines and 10-m spaces. Since there is no blank area greater than 50 m (which is two times the buffer distance in the above example), no regions of this chip qualify for metal-fill; but, the minimum pattern density on chip is only 10%. Also, if one corner of a layout has a large high density block and the other corner has a large low density block, the best possible range in dielectric thickness variation is ultimately dictated by the difference in the densities of these two regions. These issues are especially acute in test structures where high density defect structures (typically snakes and combs) are placed in one area and lower density circuit blocks or devices arrays are placed in another corner resulting in a severely compromised layout in the sense of only allowing marginal improvement in uniformity through metal-fill patterning. However, this situation is quite artificial and most regions of modern ASIC and logic design layout are filled with dense circuit regions requiring metal-fill only for the larger open areas. Significant improvements in uniformity are thus feasible for these designs as the case study in Section V illustrates.
IV. IMPACT OF METAL-FILL ON INTERCONNECT CAPACITANCE
In addition to meeting a uniformity constraint, a well designed metal-fill patterning practice should also minimize the added interconnect capacitance associated with the metalfill. In many ASIC designs, there are large open areas or sparse regions near or around routing channels which are prime candidates for metal-fill. Especially for regions near routing channels, blindly adding metal-fill without considering the impact on capacitance is disastrous resulting in increased delay or coupling.
The issues associated with capacitance and metal-fill are complex. Key issues are the best choice of the buffer distance (the distance between metal-fill and the nearest active metalline), grounded versus floating metal-fill lines, and the shape of the metal-fill patterns (e.g., lines versus blocks). For dense logic designs where the amount of metal-fill needed is low and where the number of products on which a designer is focused is also low, the placement and choice of metal-fill might ultimately be left as a decision by the circuit designer. For ASIC design, however, there are far too many designs with rapid design schedules and considerable areas which need metal-fill: automated metal-fill placement is often essential. In this section, we will discuss the tradeoffs between grounded and floating metal-fill and present a methodology for developing a metal-fill design rule suitable for automated metal-fill placement with an interconnect capacitance constraint.
A. Grounded versus Floating Metal-Fill
One of the most important decisions regarding metal-fill concerns floating metal-fill, i.e., leaving all metal-fill regions unconnected, versus grounded metal-fill, or connecting all metal-fill regions to the nearest ground connection. In terms of interconnect capacitance, grounded metal-fill tends to affect delay attributes in a layout while floating metal-fill tends to increase coupling/crosstalk attributes.
For grounded metal-fill, the primary advantage is that all metal-fill regions are at a known potential; thus, traditional layout-parasitic extraction tools can be used to re-verify and simulate a layout after the metal-fill has been placed. The drawbacks are that each metal-fill region needs to be connected to ground, preferably to a close-by terminal. This is often not easy and places an additional strain on already overburdened design tools. For this reason, it is better to use long lines as the metal-fill pattern and to place small metal bridges between these lines to allow ease of ground connection [see Fig. 5(a) ]. For floating metal-fill, the advantage is that no connections need to be made to ground; thus, floating metal-fill can be generated automatically during tape-out. The primary drawback is that floating metal-fill regions can now serve as additional coupling paths. To minimize extended range coupling effects, small unconnected square blocks should be used. Fig. 5(b) illustrates this point. If vertical lines were used [as in Fig. 5(a) ], regions A and B, although many microns apart, could couple to each other. As Fig. 5(b) shows, however, small square unconnected blocks minimize this behavior.
B. Minimizing the Effect of Metal-Fill on Interconnect Capacitance
In order to minimize the interconnect capacitance added resulting from metal-fill, the total amount of metal-fill to be added should be small, the linewidth of the fill pattern should be as small as possible, the spacing between fill "lines" should be maximum, and the buffer distance should be kept as large as possible. Unfortunately while this capacitance minimization criterion is useful as a guideline, it has two primary flaws: 1) steps restricting the amount of metal-fill and increasing the buffer distance have the unwanted effect of limiting the possible improvements in uniformity using metalfill and 2) this minimization is not a precise method and lacks quantitative criterion measures.
A more appropriate criterion can be formed by considering the canonical case of two lines spaced apart by twice the buffer distance plus the linewidth or block width of one metal-fill block or line. This spacing arrangement is the worst case scenario since spacing the active lines any further apart lessens any capacitance coupling/delay effects between each active lines and between any active line and any neighboring metalfill regions. The buffer distance is initially chosen at some reasonable value (e.g., 25 m The space between the two lines is then patterned with metal-fill of a particular linewidth and linespace for the case of line filling [e.g., Fig. 5(a) ] or a particular block width and block space for the case of block filling [e.g., Fig. 5(b) ]. A generic capacitance metric is then computed which is suitable for the particular type of metal-fill (grounded or floating). For the floating design strategy shown in Fig. 6(a) , a reasonable capacitance metric (all capacitances are per unit length) might be (2) where is the capacitance from an active line to a metalfill block and is the capacitance from one active line to the other active line for the case of floating metal-fill [see Fig. 6(a) ]. For the grounded strategy shown in Fig. 6(b) , a reasonable capacitance metric might be (3) where is the capacitance from an active line to a grounded metal-fill line, is the overlap capacitance between an active line above and an underlying metal-fill region, and is the capacitance from one active line to the other active line [see Fig. 6(b) ]. Note that both metrics use the ratio of the capacitance (either coupling capacitance or delay capacitance) present in the metal-fill pattern to the capacitance present before metal-fill. The individual capacitance values (e.g., can either be computed using TCAD simulations or using closed-form approximations (see the Appendix). The value of is recorded and the ratio is computed again across a wide range of metal-fill spacing and width parameters. The contour plot of (or 100 which represents the percent change in capacitance) is then superimposed on top of the minimum pattern density contour plots versus line width and line space. The desired minimum pattern density specification is then coupled with the desired capacitance metric value specification to yield an optimized metal-fill design rule (see Fig. 7 ). The desired capacitance metric value is selected to be as low or negative as possible, while still satisfying the desired uniformity criterion. If the capacitance metric is sufficiently small or negative, a smaller buffer length value can be selected and a comparison plot can be generated for the new buffer length value. A smaller buffer length is desirable from a uniformity perspective since smaller buffer lengths lead to denser fill and hence a higher probability of meeting the minimum pattern density specification across the entire chip. An example of the entire metal-fill methodology from uniformity criterion specification to capacitance evaluation and design rule specification is offered in the next section. 
V. A METAL-FILL PATTERNING PRACTICE CASE STUDY
In this section, the methodology outlined in Sections III and IV will be exercised on the layout (see Fig. 8 ) of a bit bit 24-port memory register containing over 65 000 transistors [17] . Since completely automatic generation of metal-fill is desired, a floating metal-fill design-rule is desired. First, for the canonical structure the patterning scheme shown in Fig. 5(b) will be used. The goal will be to find design rules for the three canonical parameters: the buffer distance , the block width , and the block space Then, optimized metal-fill parameters will be selected and the impact of this optimized metal-fill on the case study (Fig. 8) will be evaluated.
In order to estimate the effect of the metal-fill pattern on interconnect capacitance, a metric for the capacitance increase due to metal-fill as discussed in Section IV-B needs to be determined. For this case study, we will use the canonical structure discussed in Section IV-B and (2) to evaluate Note that for this canonical structure, the metal-fill pattern and surrounding active lines are isolated, i.e., no metal lines or features are shown above or below the structure and no ground plane has been assumed. Although in reality features are seldom isolated from each other, this canonical form has been assumed because it maximizes the coupling capacitance between lines (e.g., and If metal features were placed above or below, some shielding would occur and the coupling capacitance between lines would be reduced by fringe capacitance from the line to the layer above or below. A solution to the more general problem is not practical since in every area of a layout the metal coverage above and below a metal-layer varies significantly. A statistical approach could be attempted in which the average and range of patterns above and below a given layer are extracted and used to form a model database for capacitance evaluation, but this technique would complicate the formulation of a design rule since the capacitance metric (c.f. above) becomes a distribution rather than one number.
The large number of calculations required ( 1000) to compute the individual components of (e.g., and ) and generate design-rule charts necessitate the use of simple closed form expressions instead of numerical simulations. More specifically, we will assume that and (see the Appendix) can be approximated by (4) (5) where is the thickness of the metal and is the spacing between blocks, is the block width, and is the buffer length [see Fig. 6(a) ]. As Fig. 9(a) and (b) shows, the approximations in (4) and the assumption of linewidth independence is quite good except for small spaces where (4) overestimates the capacitance. Also note that the proportionality constant in (4) is primarily dependent on metal thickness and not significantly affected by linespace. For the comparison in Fig. 9 , the twodimensional (2-D) capacitance solver RAPHAEL 2 [18] was used to evaluate the capacitance; the simulation structure is shown in Fig. 9(c) .
In (5), the capacitance is composed of two terms. The first term accounts for the coupling between the sidewalls of the active line on the left (line in Fig. 10 ) and one of the metal-fill blocks. The second term represents fringing from the sidewall of line to the perpendicular sidewall of a metal-fill block. A derivation for this second fringing term can be found in the Appendix. In order to assess the validity of the assumptions and approximations in (5), several 3-D simulations were run using RAPHAEL [18] for the structure shown in Fig. 10 . As Table II shows, the agreement between simulation and (5) is excellent. For the comparison shown in Table II , all lines except were grounded, and the capacitance between and every other metal region was simulated. Fig. 11 shows a contour plot of versus block width and block space superimposed on a contour plot of the minimum pattern density within a 1-mm block (see Section III) versus block width and space. Contour plots are shown for buffer Fig. 8 . The metal-1 layer of the layout described in [17] used in the metal-fill case study discussed in Section V. The layout is about 7:9 mm 2 9:2 mm and the minimum linewidth and space at metal-1 is 3 m: lengths of 10, 25, 50, and 100 m If an entire layout were composed of features at the minimum feature width and space for metal-1, then the pattern density across the chip should average around 50%. Thus for our case study, we select the minimum pattern density criterion to be 50% since the majority of features in the layout in Fig. 6 are placed at minimum width and space. Table III shows the block width and space combinations which achieve the 50% minimum pattern density criterion. These values were extracted from Fig. 11 using a minimum feature width and space of 3 m as dictated by process considerations at the time Fig. 6 was designed. For Table  III , larger choices of line space invariably lead to higher capacitance metric numbers; thus, the minimum values were chosen (see Fig. 12 ). Although the capacitance metric minimizes for a buffer length closer to 50 m, a buffer length of 25 m was chosen, because a 50-m buffer length would limit the minimum space that could be filled by metal-fill to over 100 m (which would limit the permissible change in pattern density) and the relative gain in the capacitance metric numbers would be marginally small. Note that if a different minimum feature width and space is assumed, the numbers in Table III change, but the optimal buffer length is still in the 25-50 m range. Fig. 13 shows the simulated dielectric thickness between metal-1 and metal-2 using the model in [14] for the layout shown in Fig. 8 . Fig. 13(a) and (b) shows the ILD thickness variation before metal-fill patterning and Fig. 13(c) and (d) shows the ILD thickness variation after optimized metal-fill patterning using a buffer length of 25 m, a block width FROM FIG. 11) of 9 m, and a block space of 3 m The range in ILD thickness variation has been reduced from 0.22 m to just under 0.04 m, a reduction of 82%. In addition to removing almost completely the impact of dielectric thickness variation on circuit performance, substantial gains have been made toward the manufacturability of this product (e.g., dielectric thickness variation has been factored out of depth-of-focus error budgets).
In this case study, two main assumptions were used: 1) the amount of overlap crosstalk (i.e., additional crosstalk introduced between metal-3 and metal-1 due to placing metalfill in metal-2) is relatively small, and 2) the optimal minimal pattern density criterion is roughly determined by the minimum feature width and space (50% density). Fig. 14 shows the estimated range of ILD thickness variation versus minimal pattern density. Clearly, 50% is close to the optimum value. Fig. 15(a) shows the simulation structure used to gauge the impact of the metal-fill patterning practice used in this case study on overlap crosstalk. A m m metal plate was placed on metal-1 and metal-3 while metal-2 was filled with floating blocks. The structure was simulated using FastCap [19] for different block widths and spaces. The results of the simulation are shown in Fig. 15(b) as percent increase in overlap capacitance versus the local density of the metalfill pattern. A 50% pattern leads to an increase in overlap capacitance of 20%. This simulation, however, is a worst case scenario and does not consider 1) the probability of having a large metal-1 and metal-3 overlap where there is very little metal-2 is relatively small; 2) signal statistics; 3) overlap capacitance is a net-by-net occurrence; 4) and placing a large metal plate on metal-1 and metal-3 maximizes the overlap capacitance and tends to greatly reduce the lateral sidewall capacitance due to shielding. A less aggressive metal-fill patterning practice can be used (e.g., block width m and block space m for a minimal pattern density specification of 30%) to limit the increase in overlap capacitance. At these values, the percent change in lateral capacitance (approximately 15%) is offset by the increase in overlap capacitance, and the amount of ILD thickness variation is reduced by 50% (as opposed to 84%).
VI. CONCLUSION
In this paper, a methodology has been demonstrated for developing design rules for metal-fill patterning practices which take into account dielectric thickness uniformity constraints as well as the effect of metal-fill patterning on interconnect capacitance. The methodology presented in this paper represents an important tool for reducing dielectric thickness variation in CMP processes. The procedure outlined in this paper is of particular interest to the ASIC community where the number of products manufactured and the variety of layouts and designs encountered are both large necessitating an automated procedure for mitigating dielectric thickness variation.
Several extensions of this work can be identified. Most notably, the methodology presented in this paper can be extended to shallow trench isolation processes and inlaid metal techniques such as copper damascene. Also, the methodology might also be adapted to spin-on-glass (SOG) or to other novel dielectrics processes. Finally, novel metal-fill patterning procedures can be developed. Key novel procedures include 1) attaching all metal-fill patterns to ground gated through transistors so that the amount of grounding or floating can be modulated as a function of switching activity or circuit cell function and 2) activity dependent metal-fill patterning in which metal-fill is used aggressively near noncritical slow transitioning circuit blocks while conservative patterning is used near critical paths and rapid switching circuit blocks.
APPENDIX
Consider the illustrative drawing shown in Fig. 16 . If we assume a parallel plate capacitance formula similar to (4) holds then the capacitance (per unit length) for the case shown in Fig. 16 can be written as (6) where is a proportionality constant. In (6), we are also assuming that
For the examples considered in this paper, this is a valid assumption. The capacitance per until length in (6) can then be integrated across the entire span of from 0 to (7) Integrating (7), we obtain (8) for the fringing component, , shown in Fig. 16 . For the coplanar capacitance, , the formula shown in (4) can be used. Summing , to account for fringing from both edges, and gives the approximation of (5). Frank Kruppa, photograph and biography not available at the time of publication.
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